SCHEME VERIFICATION OF VLSI CELLS LAYOUT

Article is devoted to the description of the developed software system of VLSI cells scheme-layout verification.

Authors: S. E. Mironov, L. E. Andreev

Direction: Informatics, management and Computer Technology

Keywords: Verification of layout, VLSI cells, electrical circuits